# MC6802

# **Advance Information**

### MICROPROCESSOR WITH CLOCK AND RAM

The MC6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip. In addition, the MC6802 has 128 bytes of RAM on board located at hex addresses 0000 to 007F. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing VCC standby, thus facilitating memory retention during a power-down situation.


The MC6802 is completely software compatible with the MC6800 as well as the entire M6800 family of parts. Hence, the MC6802 is expandable to 65K words.

- On-Chip Clock Circuit
- 128 x 8 Bit On-Chip RAM
- 32 Bytes of RAM Are Retainable
- Software-Compatible with the MC6800
- Expandable to 65K words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability

# MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)

MICROPROCESSOR WITH CLOCK AND RAM



# FIGURE 1 - TYPICAL MICROCOMPUTER




Figure 1 is a block diagram of a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the M6800 Microcomputer family.

#### PIN ASSIGNMENT

1 (	VSS	Reset 3 40
2 [	Halt	Xtal ] 39
	MR	EXtal 38
4 [	IRQ	Ep 37
5 [	VMA	RED 36
6 [	NMI	Standby 35
7 0	ВА	R/W 3 34
8 [	Vcc	DO 2 33
9 [	AO	D1 2 32
10 0	A1	D2 D 31
11 [	A2	D3 D 30
12 [	A3	D4 D 29
13 [	A4	D5 7 28
14 [	A5	D6 27
15 0	A6	D7 2 26
16 0	A7	A15 25
17 E	A8	A14 2 24
18 [		A13 23
19 [	A10	A12 22
20 [	A11	V <sub>SS</sub> 2 21

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Thermal Resistance	$\theta_{JA}$	70	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# **ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0 \text{ V} \pm 5\%$ , $V_{SS} = 0$ , $T_A = 0$ to $70^{\circ}$ C unles otherwise noted.)

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXtal Reset	VIH	V <sub>SS</sub> + 2.0 V <sub>SS</sub> + 4.0	_ _	Vcc Vcc	Vdc
Input Low Voltage	Logic, EXtal, Reset	VIL	V <sub>SS</sub> - 0.3	_	V <sub>SS</sub> + 0.8	Vdc
Input Leakage Current (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = max)	Logic*	lin		1.0	2.5	μAdd
Output High Voltage $(I_{Load} = -205 \mu\text{Adc}, V_{CC} = \text{min})$ $(I_{Load} = -145 \mu\text{Adc}, V_{CC} = \text{min})$ $(I_{Load} = -100 \mu\text{Adc}, V_{CC} = \text{min})$	D0-D7 A0-A15, R/W, VMA, E BA	Voн	V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4	- - -	- - -	Vdc •
Output Low Voltage (I <sub>Load</sub> = 1.6 mAdc, V <sub>CC</sub> = min)		VOL	_	-	V <sub>SS</sub> + 0.4	Vdd
Power Dissipation		P <sub>D</sub> **	_	0.600	1.2	W
Capacitance # $(V_{in} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	D0-D7 Logic Inputs, EXtal A0-A15, R/W, VMA	C <sub>in</sub>	-	10 6.5	12.5 10	pF
Frequency of Operation (Input Clock ÷4) (Crystal Frequency)		f fXtal	0.1 1.0	_	1.0 4.0	MH
Clock Timing Cycle Time		t <sub>cyc</sub>	1.0	_	10	μs
Clock Pulse Width (Measured at 2.4 V)		PW <sub>\phi</sub> Hs PW <sub>\phi</sub> L	450	-	4500	ns
Fall Time (Measured between V <sub>SS</sub> + 0.4 V and V <sub>S</sub>	ss + 2.4 V)	tφ	-	-	25	ns

<sup>\*</sup>Except  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$ , which require 3 k $\Omega$  pullup load resistors for wire-OR capability at optimum operation. Does not include EXtal and Xtal, which are crystal inputs.

#### READ/WRITE TIMING (Figures 2 through 6; Load Circuit of Figure 4.)

Characteristic	Symbol	Min	Тур	Max	Unit
Address Delay	t <sub>AD</sub>		_	270	ns
Peripheral Read Access Time  tacc = tut - (tAD + tDSR)	<sup>t</sup> acc		-	530	ns
Data Setup Time (Read)	tDSR	100	-	_	ns
Input Data Hold Time	tH	10	_	_	ns
Output Data Hold Time	tH	20	-	_	ns
Address Hold Time (Address, R/W, VMA)	tAH	20	- 1	_	ns
Data Delay Time (Write)	tDDW	_	165	225	ns
Processor Controls Processor Control Setup Time Processor Control Rise and Fall Time (Measured between 0.8 V and 2.0 V)	tPCS tPCr, tPCf	200 —		_ 100	ns ns

<sup>\*\*</sup>In power-down mode, maximum power dissipation is less than 40 mW.

<sup>#</sup>Capacitances are periodically sampled rather than 100% tested.

FIGURE 2 - READ DATA FROM MEMORY OR PERIPHERALS




FIGURE 3 - WRITE DATA IN MEMORY OR PERIPHERALS






FIGURE 4 - BUS TIMING TEST LOAD



100

0 0

100



300

CL, LOAD CAPACITANCE (pF)

# FIGURE 6 - TYPICAL READ/WRITE, VMA, AND ADDRESS OUTPUT DELAY versus CAPACITIVE LOADING





FIGURE 7 - MC6802 EXPANDED BLOCK DIAGRAM

C<sub>L</sub> includes stray capacitance

500



# MPU REGISTERS

A general block diagram of the MC6802 is shown in Figure 7. As shown, the number and configuration of the registers are the same as for the MC6800. The 128 x 8 bit RAM has been added to the basic MPU. The first 32 bytes may be operated in a low power mode via a V<sub>CC</sub> standby. These 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 8).

**Program Counter** — The program counter is a two byte (16-bits) register that points to the current program address.

Stack Pointer — The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack

when power is lost, the stack must be non-volatile.

Index Register — The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators — The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).


Condition Code Register — The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 9 shows the order of saving the microprocessor status within the stack.

ACCA Accumulator A ACCB Accumulator B LX Index Register PC **Program Counter** 15 SP Stack Pointer **Condition Codes** 1 H I N Z V C Register Carry (From Bit 7) Overflow Zero Negative Interrupt Half Carry (From Bit 3)

FIGURE 8 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT





## MC6802 MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals for the MC6802 are identical to those of the MC6800 except that TSC, DBE,  $\phi$ 1,  $\phi$ 2 input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)
Crystal Connections EXtal and Xtal
Memory Ready (MR)
V<sub>CC</sub> Standby
Enable  $\phi$ 2 Output (E)

The following is a summary of the MC6802 MPU signals:

Address Bus (A0-A15) — Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 130 pF.

Data Bus (D0-D7) — Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Halt - When this input is in the low state, all activity

in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be at a high state, Valid Memory Address will be at a low state, and all other three-state lines will be in the three-state mode. The address bus will display the address of the next instruction.

To insure single instruction operation, transition of the Halt line must not occur during the last 250 ns of E and the Halt line must go high for one Clock cycle.

Read/Write (R/W)—This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read (high) or Write (low) state. The normal standby state of this signal is Read (high). When the processor is halted, it will be in the logical one state. This output is capable of driving one standard TTL load and 90 pF.

Valid Memory Address (VMA) — This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.



Bus Available (BA) - The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the Halt line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

Interrupt Request (IRQ) - This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The Halt line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while


The IRQ has a high impedance pullup device internal to the chip; however a 3 k $\Omega$  external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Reset - This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ. Power-up and reset timing and power-down sequences are shown in Figures 10 and 11, respectively.

tPCS >4.0 V 20 ms 0.8 V Reset Option 1 (See Note below) tPC<sub>f</sub> 20 ms Reset 0.8 V Option 2 See Figure 11 for Power Down condition 2.0 V 0.8 V tPC r ≤ 100 ns

FIGURE 10 - POWER-UP AND RESET TIMING

FIGURE 11 - POWER-DOWN SEQUENCE



Non-Maskable Interrupt (NMI) — A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the  $\overline{\text{NMI}}$  signal. The interrupt mask bit in the Condition Code Register has no effect on  $\overline{\text{NMI}}$ .

The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations caused the MPU to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$  has a high impedance pullup resistor internal to the chip; however a 3 k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 12 is a flow chart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

RAM Enable (RE) — A TTL-compatible RAM enable input controls the on-chip RAM of the MC6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be low three  $\mu$ s before VCC goes below 4.75 V during power-down.

EXtal and Xtal — The MC6802 has an internal oscillator that may be crystal controlled. These connections are for a series resonant fundamental crystal. (AT cut.) A divide-by-four circuit has been added to the MC6802 so that a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost effective system. Pin 38 of the MC6802 may be driven externally by a TTL input signal if a separate clock is required. Pin 39 is to be left open in this mode.


Memory Ready (MR) — MR is a TTL compatible input control signal which allows stretching of E. When RM is high, E will be in normal operation. When MR is low, E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 13.

Enable (E) — This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to  $\phi 2$  on the MC6800.

VCC Standby — This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at 5.25 V is 8 mA.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Vect MS	or LS	Description
FFFE	FFFF	Restart
FFFC	FFFD	Non-maskable Interrupt
FFFA	FFFB	Software Interrupt
FFF8	FFF9	Interrupt Request







FIGURE 13 - MEMORY READY CONTROL FUNCTION



#### MPU INSTRUCTION SET

The MC6802 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 thru 6). This instruction set is the same as that for the MC6800.

#### MPU ADDRESSING MODES

The MC6802 eight-bit microprocessing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 1 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing — In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing — In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Direct Addressing — In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

**Extended Addressing** — In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing — In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing — In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing — In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are two-byte instructions.

# TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

ABA	Add Accumulators	CLR	Clear	PUL	Pull Data
ADC ADD AND ASL	Add with Carry Add Logical And Arithmetic Shift Left	CLV CMP COM CPX	Clear Overflow Compare Complement Compare Index Register	ROL ROR RTI RTS	Rotate Left Rotate Right Return from Interrupt Return from Subroutine
BCC BCS BEQ	Arithmetic Shift Right Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero	DAA DEC DES DEX	Decimal Adjust Decrement Decrement Stack Pointer Decrement Index Register	SBA SBC SEC SEI	Subtract Accumulators Subtract with Carry Set Carry Set Interrupt Mask
BGE BGT	Branch if Greater or Equal Zero Branch if Greater than Zero	EOR	Exclusive OR	SEV STA	Set Overflow Store Accumulator
BHI BIT BLE	Branch if Higher Bit Test Branch if Less or Equal	INC INS INX	Increment Increment Stack Pointer Increment Index Register	STS STX SUB	Store Stack Register Store Index Register Subtract
BLS	Branch if Lower or Same Branch if Less than Zero	JMP JSR	Jump Jump to Subroutine	SWI	Software Interrupt Transfer Accumulators
BMI BNE BPL BRA BSR	Branch if Minus Branch if Not Equal to Zero Branch if Plus Branch Always Branch to Subroutine	LDA LDS LDX LSR	Load Accumulator Load Stack Pointer Load Index Register Logical Shift Right	TAP TBA TPA TST	Transfer Accumulators to Condition Code Reg. Transfer Accumulators Transfer Condition Code Reg. to Accumulator Test
BVC - BVS	Branch if Overflow Clear Branch if Overflow Set	NEG NOP	Negate No Operation	TSX	Transfer Stack Pointer to Index Register Transfer Index Register to Stack Pointer
CBA	Compare Accumulators Clear Carry	ORA	Inclusive OR Accumulator	WAI	Wait for Interrupt
CLI	Clear Interrupt Mask	PSH	Push Data		

# TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

		18	MME	0	D	REC	ADDRESSING MODES  ECT INDEX EXTND IMPL  - = OP - = OP - = OP -			PLIE	D	(All register labels	5	4	3	2	RE 1					
OPERATIONS	MNEMONIC	OP	~	=	DP	~										=	refer to contents)	Н	1	N	z	٧
		_		_			_			2	ВВ	4	3	01			A + M → A	1	•	1	1	1
Add	ADDA ADDB	3B CB	2	2	9B DB	3	2	AB EB	5	2	FB	4	3				B + M → B	1	•			1
Add Acmitrs	ABA	CB	2	2	UU	J	-		3	-		7		1B	2	1	A + B - A	1	•	1		1
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	В9	4	3				A + M + C → A	1	•	1	1	1
,	ADCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3				$B + M + C \rightarrow B$	1	•	1	1	1
And	ANDA	84	2	2	94	3	2	A4	5	2	B4	4	3				A · M → A	•	•	\$	1	R
	ANDB	C4	2	2	D4	3	2	E4	5	2	F4	4	3				B • M → B	•	•	1		R
Bit Test	BITA	85	2	2	95	3	2	A5	5	2	B5	4	3				A·M	•	•	1		R
	BITB	C5	2	2	D5	3	2	E5	5	2	F5	4	3				B · M	•	•	‡ R	\$	R
Clear	CLR							6F	7	2	7F	6	3	4F	2	1	00 → M 00 → A			R	S	R
	CLRA CLRB													5F	2	i	00 → B			R	S	R
Compare	CMPA	81	2	2	91	3	2	A1	5	2	В1	4	3	31	-	•	A – M			1	1	1
Compare	CMPB	C1	2	2	D1	3	2	E1	5	2	F1	4	3				B – M			1	1	1
Compare Acmitrs	CBA		-	-		•		-						11	2	1	A – B		•	1	1	1
Complement, 1's	CDM							63	7	2	73	6	3				$\overline{M} \to M$		•	1	1	R
	COMA													43	2	1	$\overline{A} \to A$	•	•	1	\$	R
	COMB													53	2	1	$\overline{B} \to B$		•	1	\$	R
Complement, 2's	NEG							60	7	2	70	6	3				00 - M → M	•	•	1		0
(Negate)	NEGA													40	2	1	00 - A → A		•	\$		0
	NEGB													50	2	1	00 - B → B		•	<b>1</b>	1	1
Decimal Adjust, A	DAA													19	2	1	Converts Binary Add. of BCD Characters	•	•		*	1
	0.50							CA	7	2	2.0	C	3				into BCD Format M − 1 → M			1	1	4
Decrement	DEC							6A	7	2	7 A	6	3	4A	2	1	A – 1 → A			t	1	4
	DECA DECB													5A	2	1	B − 1 → B			Î	î	4
Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	B8	4	3	U.A.	-		A⊕M → A			1	1	R
EXCIUSIVE OII	EORB	C8	2	2	D8	3	2	E8	5	2	F8	4	3				B⊕M → B			1	1	R
Increment	INC	"	-	-	"		-	6C	7	2	7 C	6	3				M + 1 → M			1	1	3
THO CHICK	INCA													4C	2	1	A + 1 → A			\$	1	(5)
	INCB													5C	2	-1	B + 1 → B			1	1	(5)
Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	B6	4	3				M → A	•		1	1	R
	LDAB	C6	2	2	D6	3	2	E6	5	2	F6	4	3				M → B			1	1	R
Dr, Inclusive	ORAA	8A	2	2	9A	3	2	AA	5	2	BA	4	3				A + M → A			1	1	R
	ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3				B + M → B			1	1	R
Push Data	PSHA													36	4	1	$A \rightarrow M_{SP}, SP - 1 \rightarrow SP$	•		•	•	
	PSHB													37	4	1	$B \rightarrow MSP, SP - 1 \rightarrow SP$	•	•	•		
Pull Data	PULA													32	4	1	SP + 1 → SP, M <sub>SP</sub> → A	•		•		
	PULB							CO	7	2	70	c	2	33	4	1	$SP + 1 \rightarrow SP, MSP \rightarrow B$			1	1	6
Rotate Left	ROL							69	/	2	79	6	3	49	2	1	M A			1	1	6
	ROLA ROLB													59	2	1	B C 67 - 60			Î	1	6
Rotate Right	RDR							66	7	2	76	6	3	"		·	M)			1	1	6
Motate might	RORA							"		_	"			46	2	1	A} -0 - 011111			1	1	6
	RORB													56	2	1	B C b7 - b0			1	1	6
Shift Left, Arithmetic	ASL							68	7	2	78	6	3				M)			1	1	6
	ASLA													48	2	1	A 0			1	1	6
	ASLB													58	2	1	B) C b7 b0			1	\$	6
Shift Right, Arithmetic	ASR							67	7	2	77	6	3				M)	•		1	1	6
	ASRA													47	2	1	A }	•		1	1	6
	ASRB													57	2	1	B b7 b0 C	•	4	1	1	6
Shift Right, Logic	LSR							64	7	2	74	6	3				M			R	1	
	LSRA													44	2	1	A 0 - 0 - C C		1		1	
Carra Arrala	LSRB				03	4		A 7	0	2	0.7		2	54	2	1	8)				1	1
Store Acmitr.	STAA				97	4	2	A7	6	2	B7	5	3				A → M			1	1	
Cubtract	STAB	00	2	2	D7 90	3	2	E7 A0	6 5	2	F7 B0	5	3				$B \rightarrow M$ $A - M \rightarrow A$			1	1	
Subtract	SUBA SUBB	80 C0		2	D0		2	EO		2	FO	4	3				$B - M \rightarrow B$			1	1	
Subtract Acmitrs.	SBA	100	2	2	00	3	2		J	2	1	7	3	10	2	1	$A - B \rightarrow A$			1	1	
Subtr. with Carry	SBCA	82	2	2	92	3	2	A2	5	2	B2	4	3	10	-		$A - M - C \rightarrow A$			1	1	1
and the sum out y	SBCB	C2		2	D2		2	E2		2	F2	4	3				$B - M - C \rightarrow B$			1	1	1
Transfer Acmitrs	TAB	1	1	-	1		_				1			16	2	1	A→B			1	1	
	TBA													17	2	1	B → A			1	1	
Test, Zero or Minus	TST							6D	7	2	70	6	3				M - 00			1	1	R
	TSTA													4 D	2	1	A - 00	•	1	1	1	
	TSTB				1			1			1			5D	2	- 1	B - 00			1	1 1	R

- OP Operation Code (Hexadecimal);
- Number of MPU Cycles;
- Number of Program Bytes;
- Arithmetic Plus;
- Arithmetic Minus;
- Boolean AND;

MSP Contents of memory location pointed to be Stack Pointer;

Note — Accumulator addressing mode instructions are included in the column for IMPLIED addressing

#### CONDITION CODE SYMBOLS:

- Half-carry from bit 3;
- Interrupt mask Negative (sign bit)

- Zero (byte) Overflow, 2's complement Carry from bit 7
- Reset Always
- Test and set if true, cleared otherwise
- Not Affected



Boolean Inclusive OR;

Boolean Exclusive DR;

Complement of M; Transfer Into;

Bit = Zero;

Byte = Zero;

M

0

00


TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

								1										CO	ND	. CO	DE	RE
		10	MME	D	D	IRE	CT	1	NDE	X	E	XTN	D	IN	IPLIE	D		5	4	3	2	1
POINTER OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BOOLEAN/ARITHMETIC OPERATION	Н	1	N	Z	V
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	6	2	BC	5	3				$X_H - M, X_1 - (M + 1)$		•	1	1 (	8)
Decrement Index Reg	DEX													09	4	1	X – 1 → X			•	-	•
Decrement Stack Potr	DES													34	4	1	SP − 1 → SP					
ncrement Index Reg	INX			10										08	4	1	X + 1 → X				1	
ncrement Stack Pntr	INS													31	4	1	SP + 1 → SP					
oad Index Reg	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3				$M \rightarrow X_H, (M+1) \rightarrow X_H$		•	(9)	1	R
oad Stack Pntr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_I$		•	0	1	R
tore Index Reg	STX				DF	5	2	EF	7	2	FF	6	3				$X_H \rightarrow M, X_1 \rightarrow (M+1)$			9		R
tore Stack Pntr	STS				9F	5	2	AF	7	2	BF	6	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$		•	0		R
ndx Reg → Stack Pntr	TXS													35	4	1	X - 1 → SP			9		1
tack Pntr → Indx Reg	TSX													30	4	1	SP + 1 → X					

TABLE 5 - JUMP AND BRANCH INSTRUCTIONS

•					,											CON	D. C	ODE	REG	
		RE	LAT	IVE	1	NDE	X	E	XTN	D	18	IPLIE	ED		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BRANCH TEST	Н	1	N	Z	V	C
Branch Always	BRA	20	4	2										None		•		•	•	
Branch If Carry Clear	BCC	24	4	2										C = 0						
Branch If Carry Set	BCS	25	4	2										C = 1						
Branch If = Zero	BEQ	27	4	2										Z = 1						
Branch If ≥ Zero	BGE	2C	4	2										N ⊕ V = 0						
Branch If > Zero	BGT	2E	4	2										Z + (N   V) = 0						
Branch If Higher	ВНІ	22	4	2										C + Z = 0						
Branch If ≤ Zero	BLE	2F	4	2										Z + (N 🕀 V) = 1						
Branch If Lower Or Same	BLS	23	4	2										C + Z = 1						
Branch If < Zero	BLT	2D	4	2										N ⊕ V = 1						
Branch If Minus	BMI	2B	4	2										N = 1						
Branch If Not Equal Zero	BNE	26	4	2										Z = 0						
Branch If Overflow Clear	BVC	28	4	2										V = 0						
Branch If Overflow Set	BVS	29	4	2										V = 1						
Branch If Plus	BPL	2A	4	2										N = 0						
Branch To Subroutine	BSR	8D	8	2										)						
Jump	JMP				6E	4	2	7E	3	3				See Special Operations						
Jump To Subroutine	JSR				AD	8	2	BD	9	3										
No Operation	NOP										01	2	1	Advances Prog. Cntr. Only						
Return From Interrupt	RTI										3B	10	1	, and the same of the same				0) -		1
Return From Subroutine	RTS										39	5	1	)				•		
Software Interrupt	SWI										3F	12	1	See Special Operations			•			
Wait for Interrupt *	WAI										3E	9	1			(11)				

\*WAI puts Address Bus, R/W, and Data Bus in the three-state mode while VMA is held low.



# TABLE 6 – CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

NL

SP + 5 SP + 6

SP + 7

Index Register (XL)

							CON	D. C	DE	REG	
		IN	PLI	ED		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	-	::	BOOLEAN OPERATION	Н	1	N	Z	V	С
Clear Carry	CLC	oc	2	1	0 • 0	•	•	•	•	•	R
Clear Interrupt Mask	CLI	OE	2	1	0 -1	•	R	•			
Clear Overflow	CLV	0A	2	1	0 · V	•	•	•		R	
Set Carry	SEC	00	2	1	1 · C	•		•			S
Set Interrupt Mask	SEI	OF	2	1	1 +1	•	S	•			
Set Overflow	SEV	08	2	1	1 · V	•		•		S	
Acmltr A > CCB	TAP	06	2	1	A · CCR			-(1	2)-		
CCR → Acmlti A	1PA	07	2	1	CCR A	•	•				

# CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

1	(Bit V)	Test Result 10000000?	7	(Bit N)	Test: Sign bit of most significant (MS) byte = 1?
2	(Bit C)	lest Result   00000000?	8	(Brt V)	Test: 2's complement overflow from subtraction of MS bytes?
3	(Bit C)	Test Decimal value of most significant BCD Character greater than nine?	9	(Bit N)	Test: Result less than zero? (Bit 15 = 1)
		(Not cleared if previously set )	10	(AII)	Load Condition Code Register from Stack. (See Special Operations)
4	(Bit V)	Test Operand 10000000 pigor to execution?	11	(Bit I)	Set when interrupt occurs. If previously set, a Non-Maskable
5	(Bit V)	Test Operand   O1111111 prior to execution?			Interrupt is required to exit the wait state.
6	(Bit V)	Test. Set equal to result of N⊕C after shift has occurred.	12	(A))	Set according to the contents of Accumulator A.



TABLE 7 — INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES (Times in Machine Cycles)

	(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative		(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied
ABA		•	•	•	•	•	2	•	INC		2	•	•	6	7	•
ADC	X	•	2	3	4	5	•	•	INS		•	•	•	•	•	4
ADD	X	•	2	3	4	5	•	•	JMP		•	•	. •	3	4	4
ASL	X	2	2	3	6	7	:	-:	JSR		•	•	•	9	8	
ASR		2			6	7			LDA	х	•	2	3	4	5	
BCC					•			4	LDS	^		3	4	5	6	•
BCS								4	LDX			3	4	5	6	
BEA		•	•		•		•	4	LSR		2	•	•	6	7	•
BGE		•	•	•	•	•	•	4	NEG		2	•	•	6	7	•
BGT		•	•	•	•	•	•	4	NOP		•	•	•	•	•	2
BHI		•	•	•	•	•	•	4	ORA	X	•	2	3	4	5	•
BIT	X	•	2	3	4	5	•	•	PSH		•	•	•	•	•	4
BLE		•	•	•	•	•	•	4	PUL		•	•	•	6	7	4
BLS		•	•	•	•	•	•	4	ROL		2	•		6	7	
BMI		•	•	•	•			4	RTI			•		•		10
BNE								4	RTS					•		5
BPL								4	SBA							5 2
BRA								4	SBC	х		2	3	4	5	•
BSR		•		•	•	•	•	8	SEC		•		•		•	2
BVC		•	•	•	•	•	•	4	SEI		•	•	•		•	2
BVS		•	•	•	•	•	•	4	SEV		•	•	•	•	•	2
CBA		•	•	•	•	•	2	•	STA	X	•	•	4	5	6	•
CLC		•	•	•	•	•	2	•	STS		•	•	5	6	7	•
CLI		•	•	•	•	•	2	•	STX		•	2	5	6	5	•
CLR		2	•	•	6	7	2	•	SWI	X	•	2	3	4	5	12
CMP	x		2	3	4	5			TAB							
COM	^	2	•	•	6	7			TAP							2
CPX			3	4	5	6			TBA							2
DAA			•		•	•	2	•	TPA		•		•	•	•	2
DEC		2	•	•	6	7	•	•	TST		2	•	•	6	7	•
DES				•	•	•	4	•	TSX		•	•	•	•	•	4
DEX		•	•	•	•	•	4	•	TSX		•	•	•	•	•	4
EOR	X	•	2	3	4	5	•	•	WAI		•	•	•		•	9

NOTE: Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction. Then it is 4 cycles.

14

# SUMMARY OF CYCLE BY CYCLE OPERATION

Table 8 provides a detailed description of the information present on the Address Bus, Data Bus, Valid Memory Address line (VMA), and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hard-

ware as the control program is executed. The information is categorized in groups according to Addressing Mode and Number of Cycles per instruction. (In general, instructions with the same Addressing Mode and Number of Cycles execute in the same manner; exceptions are indicated in the table.)

**TABLE 8 - OPERATION SUMMARY** 

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
IMMEDIATE	Cycles	77	2.1116	Audress Dus	Fille	Data Dus
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA BIT SBC	2	2	1	Op Code Address + 1	_ 1	Operand Data
CMP SUB		1	1	Op Code Address	1	Op Code
LDS	3	2	1	Op Code Address + 1	1	Operand Data (High Order Byte)
LDX		3	1	Op Code Address + 2	1	Operand Data (Low Order Byte)
DIRECT		1 3		Op Code Address + 2		Operation Data (Low Order Byte)
ADC EOR	T	1	1	Op Code Address	1	Op Code
ADD LDA	3	2	1	Op Code Address + 1	1	Address of Operand
AND ORA BIT SBC CMP SUB	3	3	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS LDX	4	2	1	Op Code Address + 1	1	Address of Operand
	7	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
		3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED						
JMP		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	- 1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR ADD LDA		1	1	Op Code Address	1	Op Code
AND ORA		2	1	Op Code Address + 1	1	Offset
BIT SBC CMP SUB	5	3	0	Index Register	1	Irrelevant Data (Note 1)
CIVII. 30B		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data
CPX LDS		1	1	Op Code Address	1	Op Code
LDX		2	1	Op Code Address + 1	_ 1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)

			IAB	LE 8 — OPERATION SUMMARY (Contin	uea)	
Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
NDEXED (Continued)	_	4	1 1	On Code Address	1 1	On Code
STA		1		Op Code Address		Op Code
		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register		Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR ASR NEG		1	1	Op Code Address	1	Op Code
ASR NEG CLR ROL		2	1	Op Code Address + 1	1	Offset
COM ROR	7	3	0	Index Register	1	Irrelevant Data (Note 1)
DEC TST NC		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	-1	Current Operand Data
		6	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		7	1/0 (Note 3)	Index Register Plus Offset	0	New Operand Data (Note 3)
STS	1	1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Offset
	_	3	0	Index Register	1	Irrelevant Data (Note 1)
	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
OCD.		1	1		1	Op Code
ISR	8		1	Op Code Address	1	Offset
		2	1	Op Code Address + 1	1	A
		3	0	Index Register		Irrelevant Data (Note 1)
		4		Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer – 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
XTENDED		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
IMP		1	1	Op Code Address	1	Op Code
	3	2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte
AND ORA BIT SBC	4	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte
CMP SUB		4	1	Address of Operand	1	Operand Data
PX		1	1	Op Code Address	1	Op Code
DS		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte
DX	5	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte
	3	4	1	Address of Operand	1	Operand Data (High Order Byte)
		5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
ΥΛ Λ Υ Υ		1	1		1	
STA A STA B		2	1	Op Code Address + 1	1	Op Code  Destination Address (High Order Byte
	-	3	1	Op Code Address + 1		
	5		0	Op Code Address + 2	1	Destination Address (Low Order Byte Irrelevant Data (Note 1)
		5	1	Operand Destination Address	0	Data from Accumulator
ACL 100			1	Operand Destination Address	-	
ASL LSR ASR NEG		1		Op Code Address	1	Op Code
CLR ROL		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte
COM ROR	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte
DEC TST		4	1	Address of Operand	1	Current Operand Data
DEC TST INC		5 6	0 1/0	Address of Operand Address of Operand	1 0	Irrelevant Data (Note 1) New Operand Data (Note 3)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
EXTENDED (Continued)			2,1110	71000000	21110	24.0 505
STS		1	1	Op Code Address	1	Op Code
STX	1 1	2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	6	4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
	-	6	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
NHERENT						
ABA DAA SEC		1	1	Op Code Address	1	Op Code
ASL DEC SEI ASR INC SEV	2	2	1	Op Code Address + 1	1	Op Code of Next Instruction
CBA LSR TAB CLC NEG TAP CLI NOP TBA					-	V
CLR ROL TPA CLV ROR TST COM SBA						
DES		- 1	1	Op Code Address	1	Op Code
NS SERVICE OF THE SER	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction.
NX		3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH	-	1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer — 1	- 1	Accumulator Data
UL		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
1	10.	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
SX		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	-	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
	-	4	0	New Index Register	1	Irrelevant Data (Note 1)
XS		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	1	Irrelevant Data
TS	7	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
	5	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1			

#### TABLE 8 - OPERATION SUMMARY (Continued)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
NHERENT (Continued)						
WAI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer — 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6 (Note 4)	1	Contents of Cond. Code Register
RTI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
	1	4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
	40	6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
	12	7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer — 6	0	Contents of Cond. Code Register
	11111	10	0	Stack Pointer — 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
ICC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL		2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA	4	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS	-	4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR	1 - 1	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer – 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		8	0	Subroutine Address	1	Irrelevant Data (Note 1)

If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus. Note 1.

Note 2.


Note 3.

Data is ignored by the MPU.


For TST, VMA = 0 and Operand data does not change.

While the MPU is waiting for the interrupt, Bus Available will go high indicating the following states of the control lines: VMA is low; Address Bus, R/W, and Data Bus are all in the high impedance state. Note 4.





_					
	MILLIN	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	51.82	52.32	2.040	2.060	
В	13.72	14.22	0.540	0.560	
C	4.57	5.08	0.180	0.200	
D	0.36	0.51	0.014	0.020	
F	1.02	1.52	0.040	0.060	
G	2.41	2.67	0.095	0.105	
Н	1.65	2.16	0.065	0.085	
J	0.20	0.30	0.008	0.012	
K	3.68	4.19	0.145	0.165	
L	14.99	15.49	0.590	0.610	
M	00	10 <sup>0</sup>	00	10°	
N	0.51	1.02	0.020	0.040	



	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	50.29	51.31	1.980	2.020		
В	14.86	15.62	0.585	0.615		
C	2.54	4.19	0.100	0.165		
D	0.38	0.53	0.015	0.021		
F	0.76	1.40	0.030	0.055		
G	2.54	BSC	0.100 BSC			
H	0.76	0.76   1.78		0.070		
J	0.20	0.33	0.008	0.013		
K	2.54	4.19	0.100	0.165		
M	00	100	00	100		
N	0.51	1.52	0.020	0.060		

#### NOTE

1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA (AT SEATING PLANE), AT MAX. MAT'L CONDITION.



Post giro 43 85096

MUBAAN ELECTRUMICS
Bonis SIR. 74
1094 SH A. dam
Tel 681065

USURPATOR 1 (6800)